

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 08-088316

(43)Date of publication of application : 02.04.1996

(51)Int.CI.

H01L 25/10

H01L 25/11

H01L 25/18

H01L 21/60

(21)Application number : 06-246761

(71)Applicant : NEC CORP

(22)Date of filing : 16.09.1994

(72)Inventor : HOSOYA FUTOSHI


(54) HYBRID IC AND ITS MANUFACTURE

(57)Abstract:

PURPOSE: To provide a high-density bare-chip mounting method whose application range is wide and which can be executed easily when a plurality of semiconductor bare chips are built in a hybrid IC.

CONSTITUTION: A first semiconductor bare chip 3 is fixed and bonded to a circuit board 1. A wire bonding operation is performed. The first semiconductor bare chip 3 is coated with a liquid insulating resin 6 up to a height at which at least bonding wires 5 are covered. A second semiconductor bare chip is placed on it. After that, the insulating resin 6 is hardened. A wire bonding operation is performed. Lastly, the semiconductor bare chip 3 and all the bonding wires 5 are sealed with a sealing resin.

Thereby, a plurality of semiconductor bare chips can be mounted on one face of the circuit board easily, in a multistage manner and at high density without taking into consideration the relationship between an upper size and a lower size.



LEGAL STATUS

[Date of request for examination] 16.09.1994

[Date of sending the examiner's decision of rejection] 18.02.1997

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 2707979

[Date of registration] 17.10.1997

[Number of appeal against examiner's decision of rejection] 09-04296

[Date of requesting appeal against examiner's decision of rejection] 21.03.1997

[Date of extinction of right] 17.10.2003

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. **** shows the word which can not be translated.

3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] Circuit connection of the 1st semi-conductor bare chip is made. a circuit board top -- the 1st semi-conductor bare chip -- fixing -- a metal thin line -- this circuit board -- this -- next -- this -- the liquefied insulation resin hardened by after treatment on the principal plane which the 1st semi-conductor bare chip exposed at least -- this -- up to the maximum height part of this metal thin line on the 1st semi-conductor bare chip -- a wrap, while discharge and said insulating resin have been in the condition of not hardening, like Place the 2nd semi-conductor bare chip on said insulating resin, and circuit connection of said circuit board and said 2nd semi-conductor bare chip is made with a metal thin line after that. final -- this -- the manufacture approach of the hybrid IC characterized by what the 1st and 2nd semi-conductor bare chip and said whole metal thin line for circuit connection are closed by insulating resin, and a semiconductor chip is built in for.

[Claim 2] The manufacture approach of the hybrid IC according to claim 1 characterized by making circuit connection of said circuit board and said 2nd semi-conductor bare chip with said metal thin line after stiffening said insulating resin.

[Claim 3] The manufacture approach of the hybrid IC according to claim 1 characterized by adding the process which forms the spacer which consists of an insulator on said 1st semi-conductor bare chip in the phase before carrying out the regurgitation of said liquefied insulation resin after making circuit connection of said circuit board and said 1st semi-conductor bare chip with said metal thin line.

[Claim 4] The manufacture approach of the hybrid IC according to claim 1 characterized by circuit connection accomplishing said circuit board and said semi-conductor bare chip at least by wirebonding of a gold streak by which the insulating resin coat was carried out in said 1st semi-conductor bare chip.

[Claim 5] It is the manufacture approach of the hybrid IC which accumulates two or more semi-conductor bare chips, and changes on the circuit board. Fix the semi-conductor bare chip of the 1st layer, and circuit connection of the semi-conductor bare chip of this circuit board and this 1st layer is made with a metal thin line. In case further two or more semi-conductor bare chips are accumulated on the semi-conductor bare chip of said 1st layer After making circuit connection of the semi-conductor bare chip of the layer of the already arranged bottom with this circuit board with a metal thin line Insulating resin so that it may cover at least on the semi-conductor bare chip of the layer of said bottom to the maximum height part of said metal thin line of the semi-conductor bare chip of the layer of said bottom Discharge, Place the semi-conductor bare chip of an upper layer on said insulating resin, and make circuit connection of the semi-conductor bare chip of said circuit board and the layer of an above upside with a metal thin line. The manufacture approach of the hybrid IC characterized by the thing close two or more semi-conductor bare chips by which repeat a process successively, and carry out the laminating of two or more semi-conductor bare chips, and the laminating was carried out to the last, and said whole metal thin line for circuit connection by insulating resin, and it is made to build in a semiconductor chip for.

[Claim 6] The manufacture approach of the hybrid IC according to claim 5 characterized by said insulating resin breathed out on the semi-conductor bare chip of a lower layer arranging the semi-conductor bare chip of the layer of said upside on this insulating resin in that in the condition of not hardening.

[Claim 7] The manufacture approach of the hybrid IC according to claim 5 characterized by forming the

spacer which consists of an insulator before the regurgitation of said insulating resin on the semi-conductor bare chip of the layer of said bottom after making circuit connection of the semi-conductor bare chip of said circuit board and layer of said bottom with said metal thin line.

[Claim 8] The manufacture approach of the hybrid IC according to claim 5 characterized by circuit connection accomplishing the semi-conductor bare chip of the circuit board and a lower layer at least by wirebonding of a gold streak by which the insulating resin coat was carried out in at least 1 of the semi-conductor bare chip of a lower layer.

[Claim 9] The 1st semi-conductor bare chip which fixed on the circuit board and was connected with this circuit board with the metal thin line, this -- a 1st semi-conductor bare chip top -- at least -- this -- up to the maximum height part of this metal thin line on the 1st semi-conductor bare chip -- a wrap -- with the insulating resin breathed out like The hybrid IC which is placed on this insulating resin, is equipped with the 2nd semi-conductor bare chip which made circuit connection with said circuit board with a metal thin line, closes the said 1st and 2nd semi-conductor bare chip and said whole metal thin line for circuit connection by insulating resin, and changes.

[Claim 10] The hybrid IC according to claim 9 characterized by arranging the spacer which consists of an insulator on said 1st semi-conductor bare chip.

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.**** shows the word which can not be translated.

3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Industrial Application] This invention relates to the hybrid IC which builds in two or more semiconductor chips especially, and its manufacture approach about a hybrid IC and its manufacture approach.

[0002]

[Description of the Prior Art] When the conventional hybrid IC builds two or more semi-conductor bare chips in high density, as are shown in drawing 5, and the 1st and 2nd semi-conductor bare chip 3 and 7 is ****(ed) to both sides of the circuit board 1, respectively or it is shown in drawing 6, the method of accumulating two or more steps of 1st and 2nd semi-conductor bare chip 3 and 7, and ****(ing) it on one side, is taken.

[0003] The 2nd semi-conductor bare chip 7 is directly pasted up with adhesives 4 on the 1st semi-conductor bare chip 3 on the circuit board 1, and wirebonding of the 1st and 2nd semi-conductor bare chips 3 and 7 and circuit board 1 is carried out after that when accumulating two or more steps of semi-conductor bare chips on one side, for example, so that it may be indicated by JP,62-81721,A. That is, in the semiconductor device of said JP,62-81721,A, those bonding pads 11 and wiring 2 of the circuit board 1 are electrically connected to ***** for the 1st and 2nd semi-conductor bare chip 3 and 7 by the bonding wire 5 after *****.

[0004]

[Problem(s) to be Solved by the Invention] in said conventional hybrid IC, as shown in drawing 5, when

it is going to **** a semi-conductor bare chip to both sides of the circuit board 1, after performing wirebonding, such as adhesion of a semi-conductor bare chip and a gold streak, at least, on the other hand, one side must be boiled, and must be set, the same activity must be done, and the stage which avoided the projection by the side of a rear face is needed at the time of the activity of other sides. [0005] For this reason, in wirebonding, it was difficult to acquire the uniform temperature distribution at the time of immobilization of the circuit board, or heating, and there was a difficult thing in that manufacture.

[0006] moreover, as shown in drawing 6, in accumulating two or more steps of semi-conductor bare chips on one side of the circuit board 1 On the 1st [of the circuit board 1] semi-conductor bare chip 3, preferably The laminating of the 2nd semi-conductor bare chip 7 is carried out through the layer of the about 50-micrometer thin insulating adhesives 4. The magnitude of the 2nd semi-conductor bare chip 7 There is size restriction that it must be the thing of the magnitude within the limits settled in the field inside the part (boundary region of the chip with which a bonding pad 11 is arranged) into which wirebonding of the 1st semi-conductor bare chip 3 is performed.

[0007] For this reason, in the case of the approach shown in drawing 6, there was a trouble that the degree of freedom of a design became small for the above-mentioned limit.

[0008] Therefore, when said trouble is canceled and it builds two or more semi-conductor bare chips in a hybrid IC, applicability of this invention is wide, and it aims at offering the mounting approach of the high density bare chip which can be carried out easily. Moreover, this invention cancels a limit of the degree of freedom of a design, and aims at offering the hybrid IC in which high density assembly is possible.

[0009]

[Means for Solving the Problem] In order to attain said object, the manufacture approach of the hybrid IC of this invention Circuit connection of the 1st semi-conductor bare chip is made. a circuit board top -- the 1st semi-conductor bare chip -- fixing -- a metal thin line -- this circuit board -- this -- next -- this -- the liquefied insulation resin hardened by after treatment on the principal plane which the 1st semi-conductor bare chip exposed at least -- this -- up to the maximum height part of this metal thin line on the 1st semi-conductor bare chip -- a wrap, while discharge and said insulating resin have been in the condition of not hardening, like Place the 2nd semi-conductor bare chip on said insulating resin, and circuit connection of said circuit board and said 2nd semi-conductor bare chip is made with a metal thin line after that. final -- this -- it is characterized by what the 1st and 2nd semi-conductor bare chip and said whole metal thin line for circuit connection are closed by insulating resin, and a semiconductor chip is built in for.

[0010] In the manufacture approach of the hybrid IC of this invention, preferably, after stiffening said insulating resin, it is characterized by making circuit connection of said circuit board and said 2nd semi-conductor bare chip with said metal thin line.

[0011] Moreover, in the manufacture approach of the hybrid IC of this invention, after making circuit connection of said circuit board and said 1st semi-conductor bare chip with said metal thin line, it is the phase before carrying out the regurgitation of said liquefied insulation resin, and is characterize by adding the process which forms the spacer which consists of an insulator on said 1st semi-conductor bare chip.

[0012] Furthermore, in the manufacture approach of the hybrid IC of this invention, it is characterized by circuit connection accomplishing [in / at least / said 1st semi-conductor bare chip] said circuit board and semi-conductor bare chip by wirebonding of a gold streak by which the insulating resin coat was carried out.

[0013] And it is the manufacture approach of the hybrid IC which accumulates two or more semi-conductor bare chips, and changes on the circuit board in this invention. Fix the semi-conductor bare chip of the 1st layer, and circuit connection of the semi-conductor bare chip of this circuit board and this 1st layer is made with a metal thin line. In case further two or more semi-conductor bare chips are accumulated on the semi-conductor bare chip of said 1st layer After making circuit connection of the semi-conductor bare chip of the layer of the already arranged bottom with this circuit board with a

metal thin line Insulating resin so that it may cover at least on the semi-conductor bare chip of the layer of said bottom to the maximum height part of said metal thin line of the semi-conductor bare chip of the layer of said bottom Discharge, Place the semi-conductor bare chip of an upper layer on said insulating resin, and make circuit connection of the semi-conductor bare chip of said circuit board and the layer of an above upside with a metal thin line. The manufacture approach of the hybrid IC characterized by the thing close two or more semi-conductor bare chips by which repeat a process successively, and carry out the laminating of two or more semi-conductor bare chips, and the laminating was carried out to the last, and said whole metal thin line for circuit connection by insulating resin, and it is made to build in a semiconductor chip for is offered.

[0014] In the manufacture approach of the hybrid IC of this invention, it is characterized by said insulating resin breathed out on the semi-conductor bare chip of a lower layer arranging the semi-conductor bare chip of the layer of said upside on this insulating resin in the condition of not hardening, preferably.

[0015] In the manufacture approach of the hybrid IC of this invention, preferably, after making circuit connection of the semi-conductor bare chip of said circuit board and layer of said bottom with said metal thin line, it is characterized by forming the spacer which consists of an insulator before the regurgitation of said insulating resin on the semi-conductor bare chip of the layer of said bottom. It is characterized by furthermore circuit connection accomplishing [in / at least / at least 1 of the semi-conductor bare chip of a lower layer] the semi-conductor bare chip of the circuit board and a lower layer in this invention by wirebonding of a gold streak by which the insulating resin coat was carried out.

[0016] Moreover, the 1st semi-conductor bare chip which this invention fixed on the circuit board and was connected with this circuit board with the metal thin line, this -- a 1st semi-conductor bare chip top -- at least -- this -- up to the maximum height part of this metal thin line on the 1st semi-conductor bare chip -- a wrap -- with the insulating resin breathed out like It is placed on this insulating resin, and has the 2nd semi-conductor bare chip which made circuit connection with said circuit board with a metal thin line, and the hybrid IC which closes the said 1st and 2nd semi-conductor bare chip and this whole circuit connection metal thin line by insulating resin, and changes is offered.

[0017] In the hybrid IC of this invention, it is characterized by arranging preferably the spacer which consists of an insulator on said 1st semi-conductor bare chip.

[0018]

[Function] By according to this invention, having prepared the insulating layer by insulating resin etc. more highly than wire height on the semi-conductor bare chip with which wirebonding of [on the circuit board] was carried out, and having arranged another semi-conductor bare chip on it Since the constraint on a dimension does not exist about the up-and-down semi-conductor bare chip with which manufacture is easy with a bare chip and a laminating is carried out farther [since two or more semi-conductor bare chips can be carried in the one side side of the circuit board] than the case where it **** to both sides of the circuit board, Constraint is not imposed on a degree of freedom of a design like said conventional example that an upper semi-conductor bare chip must be smaller than a lower semi-conductor bare chip by size predetermined in a flat-surface dimension.

[0019] Moreover, according to this invention, the rear face of an upper semi-conductor bare chip and the bonding wire of a lower semi-conductor bare chip are mutually insulated electrically by the insulating resin layer inserted between them about the semi-conductor bare chip of the upper and lower sides by which a laminating is carried out. And in order to secure isolation with the rear face of an upper semi-conductor bare chip, and the bonding wire of a lower semi-conductor bare chip in this invention and to ensure an electric insulation, a spacer is arranged at a lower semi-conductor bare chip.

[0020]

[Example] With reference to a drawing, the example of this invention is explained below.

[0021]

[Example 1] Drawing 1 and drawing 2 show the cross-section structure of the semi-conductor bare chip loading part of the hybrid IC of one example of this invention in order of a process. In addition, for the reason of drawing creation, a production process covers drawing 1 and drawing 2, and is only shown.

[0022] As shown with reference to drawing 1 at drawing 1 (B) on the circuit board 1 to which predetermined wiring 2 was given (refer to drawing 1 (A)), the 1st semi-conductor bare chip 3 is fixed with adhesives 4 to circuit board top 1, and the bonding pad 11 of the 1st semi-conductor bare chip 3 and the predetermined wiring 2 of the circuit board 1 are mutually connected by the bonding wire 5 using the wirebonding method.

[0023] As for a bonding wire 5, the gold streak of the diameter of 25 micrometers – 30 micrometer is usually used.

[0024] Next, as shown in drawing 1 (C), the regurgitation of the insulating resin 6 is carried out on the 1st semi-conductor bare chip 3. Insulating resin 6 is used as the liquefied resin hardened by after treatment, and preferably, it consists of an epoxy resin of a heat-curing mold etc., and what sagging does not generate greatly is used after having and carrying out the regurgitation of suitable viscosity and the thixotropy until it hardens. And insulating resin 6 is desirable and the thing of viscosity 100 – 200 Pa·s, and the TI values (CHIKUSO ratio) 2-3 is used.

[0025] With reference to drawing 1 (C), the regurgitation of insulating resin 6 is performed so that the bottom of the 2nd semi-conductor bare chip 7 behind carried on it may be filled up with insulating resin 6, and so that it may become higher than the bonding wire 5 given previously.

[0026] For example, if the wire loop-formation height from the chip side of the 1st semi-conductor bare chip 3 is 200 micrometers, 300 micrometers will be heaped up from the chip side of the 1st semi-conductor bare chip 3, and it will apply to the bigger range than the 2nd semi-conductor bare chip size carried upwards.

[0027] Next, as shown in drawing 2 (D), the 2nd semi-conductor bare chip 7 is carried on the breathed-out insulating resin 6, and hardening processing of insulating resin 6 is performed.

[0028] With un-hardening insulating resin 6, the level nature of the chip side of the 2nd semi-conductor bare chip 7 can secure easily by carrying the 2nd semi-conductor bare chip 7.

[0029] Moreover, it is desirable when performing height control secures distance with the lower bonding wire 5 at the time of the 2nd semi-conductor bare chip loading.

[0030] Then, as shown in drawing 2 (E), the 2nd semi-conductor bare chip 7 and the circuit board 1 are connected by the bonding wire 5, and all the 1st and 2nd semi-conductor bare chips 3 and 7 and bonding wires 5 are eventually closed by closure resin 8.

[0031] The bonding wire 5 on the 1st semi-conductor bare chip 3, and the rear face of the 2nd semi-conductor bare chip 7 On electrical characteristics, although it must insulate mutually, as the process of drawing 1 (C) explained By performing adjustment of the description of the insulating resin breathed out, an amount, and semi-conductor bare chip loading conditions, the layer of insulating resin 6 is inserted between the bonding wire 5 on the 1st semi-conductor bare chip 3, and the rear face of the 2nd semi-conductor bare chip 7, it is isolated mutually and these are insulated electrically.

[0032]

[Example 2] Next, another example of this invention is explained below.

[0033] When it is difficult to adopt in said 1st example under the effect which gives the insulating resin 6 of desired description to an electrical property and dependability, Or by the case where the optimal manufacturing installation cannot be used on a production process etc. When it is difficult to stabilize and prepare the layer of insulating resin 6 between the bonding wire 5 on the 1st bare chip 3, and the 2nd semi-conductor bare chip 7, the another manufacture approach shown in drawing 3 or drawing 4 is taken.

[0034] After performing wirebonding of the 1st semi-conductor bare chip 3 in this example with reference to drawing 3 , before carrying out the regurgitation of the insulating resin 6, the insulating spacer 9 which has the height which is sufficient for avoiding certainly contact to the bonding wire 5 on the 1st semi-conductor bare chip 3 with the insulating adhesives 4 is made to fix on the 1st semi-conductor bare chip 3. And after making a spacer 9 fix, the regurgitation of the insulating resin 6 is carried out like said 1st example.

[0035] When forming the insulating spacer 9 on the 1st semi-conductor bare chip 3 according to this example, and the selection width of face is eased and a spacer 9 intervenes further rather than said 1st

example about descriptions, such as viscosity of insulating resin 6, and thixotropy In case the 2nd semi-conductor bare chip 7 is placed on insulating resin 6, control of the pressure which joins insulating resin 6 is simplified, and height control at the time of loading of the 2nd semi-conductor bare chip 7 is also easy-ized. Furthermore, since isolation with the rear face of the 1st semi-conductor bare chip 3 and a bonding wire 5 is decided and secured by the spacer 9, it is supposed that it is possible to aim at improvement in dependability and the yield.

[0036]

[Example 3] Or as another example of this invention, as shown in drawing 4 R> 4, the pre-insulation bonding wire 10 to which pre-insulation was performed as a bonding wire on the 1st semi-conductor bare chip 3 is used in the case of wirebonding of the 1st semi-conductor bare chip 3 used as a lower layer. As a pre-insulation bonding wire, there are an SL wire by the Tanaka electronic industry company, a W type wire by the Japanese micro metal company, etc., for example.

[0037] As mentioned above, although each above-mentioned example explained to the example the semi-conductor bare chip by which the laminating was carried out to two steps in this invention, the manufacture approach of the hybrid IC concerning this invention can be similarly used, when accumulating three or more steps of semi-conductor bare chips.

[0038] When accumulating three or more steps of semi-conductor bare chips, the insulating resin breathed out on the semi-conductor bare chip of a lower layer continues [and] being in the condition of not hardening. After it places the semi-conductor bare chip of an upper layer and insulating resin hardens, may be made to perform wirebonding with the circuit board, and Or while insulating resin has been in the condition of not hardening, wirebonding of the semi-conductor bare chip of an upper layer and the circuit board is performed, and hardening of the insulating resin of each class may be made to advance on a simultaneous target according to the description of insulating resin etc. In this case, a production process is shortened.

[0039] As mentioned above, although this invention was based and explained to various modes, this invention is not limited only to the above-mentioned example, and contains the various modes according to the principle of this invention.

[0040]

[Effect of the Invention] As explained above, according to the manufacture approach of the hybrid IC of this invention By having prepared the insulating layer by insulating resin etc. more highly than wire height on the semi-conductor bare chip with which wirebonding of [on the circuit board] was carried out, and having arranged another semi-conductor bare chip on it Since it is supposed that manufacture is easier than the case where it **** to both sides since two or more semi-conductor bare chips can be built in the one side side of the circuit board and the constraint on the dimension of an up-and-down semi-conductor bare chip does not exist, While the degree of freedom of a design is extended and applicability is expanded, two or more steps of high density assembly is easy-ized, and it has the effectiveness of improving the yield.

[0041] According to this invention, the rear face of a semi-conductor bare chip and the bonding wire of a lower layer semi-conductor bare chip are certainly insulated mutually electrically by the insulating resin layer inserted between them. And since according to this invention the breathed-out insulating resin is placed while in the condition of not hardening, and a semi-conductor bare chip is placed on it, the level nature of a chip side is secured easily.

[0042] According to the manufacture approach of the hybrid IC of this invention, for example moreover, for reasons of manufacture etc. When the positive insulation by the insulating resin layer of the rear face of a semi-conductor bare chip and the bonding wire of a lower layer semi-conductor bare chip is made difficult, Since two or more semi-conductor bare chips can be built in the one side side of the circuit board by forming the spacer which consists of an insulator before the regurgitation of insulating resin on a lower layer semi-conductor bare chip, Manufacture is easier than the case where it **** to both sides, and since the constraint on the dimension of an up-and-down semi-conductor bare chip does not exist, the degree of freedom of a design spreads and it has the effectiveness that the range of application is made greatly. When a spacer is furthermore formed, while height control in a lower layer

semi-conductor bare chip and the upper semi-conductor bare chip is made easy, let an electric insulating layer be a positive thing.

[0043] Furthermore, according to the manufacture approach of the hybrid IC of this invention, it has the effectiveness of securing an electric insulating layer, also by using a pre-insulation bonding wire as a bonding wire of the semi-conductor bare chip by the side of a lower layer.

[0044] And when carrying out high density assembly to multistage, while according to the configuration of the hybrid IC of this invention constraint of the degree of freedom of the design on the dimension which existed conventionally is canceled and applicability is expanded, the electric insulation of each class and a bonding wire is secured, a production process is easy-sized, and the yield is raised.

[Translation done.]

* NOTICES *

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2. **** shows the word which can not be translated.

3. In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] (A) – (C) is the sectional view having shown the production process of one example of this invention in order.

[Drawing 2] (D) – (E) is the sectional view having shown in order the production process (process which follows drawing 1) of one example of this invention.

[Drawing 3] It is the sectional view showing the 2nd example of this invention.

[Drawing 4] It is the sectional view showing the 2nd example of this invention.

[Drawing 5] It is the sectional view showing the configuration of the conventional example.

[Drawing 6] It is the sectional view showing the configuration of another conventional example.

[Description of Notations]

1 Circuit Board

3 1st Semi-conductor Bare Chip

5 Bonding Wire

6 Insulating Resin

7 2nd Semi-conductor Bare Chip

9 Spacer

10 Pre-insulation Bonding Wire

11 Bonding Pad

[Translation done.]

(19)日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11)特許出願公開番号

特開平8-88316

(43)公開日 平成8年(1996)4月2日

(51)Int.Cl.⁶

H 01 L 25/10
25/11
25/18
21/60

識別記号

府内整理番号

F I

技術表示箇所

301 A

H 01 L 25/14

Z

審査請求 有 請求項の数10 FD (全7頁)

(21)出願番号

特願平6-246761

(22)出願日

平成6年(1994)9月16日

(71)出願人 000004237

日本電気株式会社

東京都港区芝五丁目7番1号

(72)発明者 細谷 太

東京都港区芝五丁目7番1号 日本電気株式会社内

(74)代理人 弁理士 加藤 朝道


(54)【発明の名称】ハイブリッドIC及びその製造方法

(57)【要約】


【目的】ハイブリッドICに複数の半導体ペアチップを内蔵する場合に、適用範囲が広く、容易に実施できる高密度なペアチップ実装方法を提供する。

【構成】回路基板(1)上に第1半導体ペアチップ(3)を固着し、ワイヤボンディングを行なった後、液状の絶縁樹脂(6)を第1半導体ペアチップ(3)上に少なくともボンディングワイヤ(5)が覆われる高さまで塗布し、その上に第2半導体ペアチップ(7)を置載し、その後絶縁樹脂(6)を硬化させ、ワイヤボンディングを行なって、最後に半導体ペアチップ(3, 7)とボンディングワイヤ(5)の全てを封止樹脂(8)で封止する。これにより、回路基板の片面に複数の半導体ペアチップを、上下の大きさの関係を考慮せずに、容易に多段に高密度実装できる。


(A)



(B)



(C)



(2)

1

【特許請求の範囲】

【請求項1】回路基板上に第1の半導体ペアチップを固着し、金属細線にて該回路基板と該第1の半導体ペアチップを回路接続し、

次に、該第1の半導体ペアチップの露出した主面上に、後処理によって硬化する液状絶縁樹脂を、少なくとも該第1の半導体ペアチップ上の該金属細線の最大高さ部分まで覆うように吐出し、

前記絶縁樹脂が未硬化状態のまま、第2の半導体ペアチップを前記絶縁樹脂上に置き、

その後、金属細線にて前記回路基板と前記第2の半導体ペアチップを回路接続し、

最終的に該第1、第2の半導体ペアチップと回路接続用の前記金属細線の全体を絶縁樹脂で封止して半導体チップを内蔵する、

ことを特徴とするハイブリッドICの製造方法。

【請求項2】前記絶縁樹脂を硬化させた後に、前記金属細線にて前記回路基板と前記第2の半導体ペアチップを回路接続することを特徴とする請求項1記載のハイブリッドICの製造方法。

【請求項3】前記回路基板と前記第1の半導体ペアチップを前記金属細線で回路接続した後、前記液状絶縁樹脂を吐出する前の段階で、絶縁体から成るスペーサを前記第1の半導体ペアチップ上に形成する工程が追加されたことを特徴とする請求項1記載のハイブリッドICの製造方法。

【請求項4】前記回路基板と前記半導体ペアチップを回路接続が、少なくとも前記第1の半導体ペアチップにおいては、絶縁樹脂被覆された金線のワイヤボンディングにより成されることを特徴とする請求項1記載のハイブリッドICの製造方法。

【請求項5】回路基板上に複数の半導体ペアチップを積み重ねて成るハイブリッドICの製造方法であって、第1層の半導体ペアチップを固着し、金属細線にて該回路基板と該第1の層の半導体ペアチップを回路接続し、前記第1の層の半導体ペアチップ上にさらに複数の半導体ペアチップを積み重ねる際に、すでに配置された下側の層の半導体ペアチップを金属細線にて該回路基板と回路接続した後に、前記下側の層の半導体ペアチップ上に絶縁樹脂を、少なくとも前記下側の層の半導体ペアチップの前記金属細線の最大高さ部分まで覆うように吐出し、

前記絶縁樹脂上に上側の層の半導体ペアチップを置き、金属細線にて前記回路基板と前記の上側の層の半導体ペアチップを回路接続する、工程を順次繰り返して複数の半導体ペアチップを積層していく、

最後に積層された複数の半導体ペアチップと回路接続用の前記金属細線の全体を絶縁樹脂で封止して半導体チップを内蔵するようにする、

ことを特徴とするハイブリッドICの製造方法。

50

2

【請求項6】下側の層の半導体ペアチップ上に吐出された前記絶縁樹脂が未硬化の状態のにおいて前記上側の層の半導体ペアチップを該絶縁樹脂上に配置するようにしたことを特徴とする請求項5記載のハイブリッドICの製造方法。

【請求項7】前記回路基板と前記下側の層の半導体ペアチップを前記金属細線で回路接続した後、前記絶縁樹脂の吐出以前に、絶縁体から成るスペーサを前記下側の層の半導体ペアチップ上に形成することを特徴とする請求項5記載のハイブリッドICの製造方法。

【請求項8】回路基板と下側の層の半導体ペアチップを回路接続が、少なくとも下側の層の半導体ペアチップの少なくとも一においては、絶縁樹脂被覆された金線のワイヤボンディングにより成されることを特徴とする請求項5記載のハイブリッドICの製造方法。

【請求項9】回路基板上に固定され、金属細線にて該回路基板と接続された第1の半導体ペアチップと、該第1の半導体ペアチップ上に少なくとも該第1の半導体ペアチップ上の該金属細線の最大高さ部分まで覆うように出された絶縁樹脂と、

該絶縁樹脂上に置かれ、金属細線にて前記回路基板と回路接続した第2の半導体ペアチップと、を備え、

前記第1、第2の半導体ペアチップと回路接続用の前記金属細線の全体を絶縁樹脂で封止して成るハイブリッドIC。

【請求項10】前記第1の半導体ペアチップ上に絶縁体から成るスペーサが配設されたことを特徴とする請求項9記載のハイブリッドIC。

【発明の詳細な説明】

【0001】

【産業上の利用分野】本発明は、ハイブリッドIC及びその製造方法に関し、特に複数の半導体チップを内蔵するハイブリッドIC及びその製造方法に関する。

【0002】

【従来の技術】従来のハイブリッドICは、複数の半導体ペアチップを高密度に内蔵する場合、例えば図5に示すように、回路基板1の両面にそれぞれ第1、第2の半導体ペアチップ3、7を置載するか、或いは、図6に示すように、片面に第1、第2の半導体ペアチップ3、7を複数段積み重ねて置載する方法がとられる。

【0003】片面に半導体ペアチップを複数段積み重ねる場合、例えば特開昭62-81721号公報に開示されるように、回路基板1上の第1の半導体ペアチップ3の上に第2の半導体ペアチップ7を接着剤4により直接接着して、その後、第1、第2の半導体ペアチップ3、7と回路基板1とをワイヤボンディングしている。すなわち、前記特開昭62-81721号公報の半導体装置では、第1、第2の半導体ペアチップ3、7を縦積みに搭載した後に、それらのボンディングパッド11と回路基板1の配線2と

(3)

3

をポンディングワイヤ5により電気的に接続している。

【0004】

【発明が解決しようとする課題】前記従来のハイブリッドICでは、図5に示すように、回路基板1の両面に半導体ペアチップを置載しようとした場合には、片面を少なくとも半導体ペアチップの接着、金線等のワイヤボンディングを行なった後、他面において同様の作業を行なわなければならず、他面の作業時には、裏面側の突起を回避したステージ等が必要とされる。

【0005】このためワイヤボンディングにおいては、回路基板の固定や加熱時の均一な温度分布を得ることが難しく、その製造には困難なことがあった。

【0006】また、図6に示すように、回路基板1の片面に半導体ペアチップを複数段積み重ねる場合には、回路基板1の第1の半導体ペアチップ3上に、好ましくは、 $50\mu m$ 程度の薄い絶縁性接着剤4の層を介して第2の半導体ペアチップ7が積層されており、第2の半導体ペアチップ7の大きさは、第1の半導体ペアチップ3のワイヤボンディングが行なわれる部分（ポンディングパッド11が配置されるチップの周辺領域）よりも内側の領域に収まる範囲内の大きさのものでなければならないという寸法上の制限がある。

【0007】このため、図6に示す方法の場合、上記制限のために、設計の自由度が小さくなるという問題点があった。

【0008】従って、本発明は、前記問題点を解消し、ハイブリッドICに複数の半導体ペアチップを内蔵する場合に、適用範囲が広く、容易に実施できる高密度ペアチップの実装方法を提供することを目的とする。また、本発明は、設計の自由度の制限を解消し、高密度実装可能なハイブリッドICを提供することを目的とする。

【0009】

【課題を解決するための手段】前記目的を達成するため、本発明のハイブリッドICの製造方法は、回路基板上に第1の半導体ペアチップを固着し、金属細線にて該回路基板と該第1の半導体ペアチップを回路接続し、次に、該第1の半導体ペアチップの露出した主面上に、後処理によって硬化する液状絶縁樹脂を、少なくとも該第1の半導体ペアチップ上の該金属細線の最大高さ部分まで覆うように吐出し、前記絶縁樹脂が未硬化状態のまま、第2の半導体ペアチップを前記絶縁樹脂上に置き、その後、金属細線にて前記回路基板と前記第2の半導体ペアチップを回路接続し、最終的に該第1、第2の半導体ペアチップと回路接続用の前記金属細線の全体を絶縁樹脂で封止して半導体チップを内蔵する、ことを特徴とするものである。

【0010】本発明のハイブリッドICの製造方法においては、好ましくは、前記絶縁樹脂を硬化させた後に、前記金属細線にて前記回路基板と前記第2の半導体ペアチップを回路接続することを特徴としている。

(3)

4

【0011】また、本発明のハイブリッドICの製造方法においては、前記回路基板と前記第1の半導体ペアチップを前記金属細線で回路接続した後、前記液状絶縁樹脂を吐出する前の段階で、絶縁体から成るスペーサを前記第1の半導体ペアチップ上に形成する工程が追加されたことを特徴としている。

【0012】さらに、本発明のハイブリッドICの製造方法においては、前記回路基板と半導体ペアチップを回路接続が、少なくとも前記第1の半導体ペアチップにおいては、絶縁樹脂被覆された金線のワイヤボンディングにより成されることを特徴とするものである。

【0013】そして、本発明においては、回路基板上に複数の半導体ペアチップを積み重ねて成るハイブリッドICの製造方法であって、第1層の半導体ペアチップを固着し、金属細線にて該回路基板と該第1の層の半導体ペアチップを回路接続し、前記第1の層の半導体ペアチップ上にさらに複数の半導体ペアチップを積み重ねる際に、すでに配置された下側の層の半導体ペアチップを金属細線にて該回路基板と回路接続した後に、前記下側の層の半導体ペアチップ上に絶縁樹脂を、少なくとも前記下側の層の半導体ペアチップの前記金属細線の最大高さ部分まで覆うように吐出し、前記絶縁樹脂上に上側の層の半導体ペアチップを置き、金属細線にて前記回路基板と前記の上側の層の半導体ペアチップを回路接続する、工程を順次繰り返して複数の半導体ペアチップを積層していく、最後に積層された複数の半導体ペアチップと回路接続用の前記金属細線の全体を絶縁樹脂で封止して半導体チップを内蔵するようにする、ことを特徴とするハイブリッドICの製造方法を提供する。

【0014】本発明のハイブリッドICの製造方法においては、好ましくは、下側の層の半導体ペアチップ上に吐出された前記絶縁樹脂が未硬化の状態において前記上側の層の半導体ペアチップを該絶縁樹脂上に配置することを特徴としている。

【0015】本発明のハイブリッドICの製造方法において、好ましくは、前記回路基板と前記下側の層の半導体ペアチップを前記金属細線で回路接続した後、前記絶縁樹脂の吐出以前に、絶縁体から成るスペーサを前記下側の層の半導体ペアチップ上に形成することを特徴とするものである。さらに本発明においては、回路基板と下側の層の半導体ペアチップを回路接続が、少なくとも下側の層の半導体ペアチップの少なくとも一においては、絶縁樹脂被覆された金線のワイヤボンディングにより成されることを特徴とするものである。

【0016】また、本発明は、回路基板上に固着され金属細線にて該回路基板と接続された第1の半導体ペアチップと、該第1の半導体ペアチップ上に少なくとも該第1の半導体ペアチップ上の該金属細線の最大高さ部分まで覆うように吐出された絶縁樹脂と、該絶縁樹脂上に置かれ、金属細線にて前記回路基板と回路接続した第2の

(4)

5

半導体ペアチップと、を備え、前記第1、第2の半導体ペアチップと該回路接続金属細線の全体を絶縁樹脂で封止して成るハイブリッドICを提供する。

【0017】本発明のハイブリッドICにおいて、好ましくは、前記第1の半導体ペアチップ上に絶縁体から成るスペーサが配設されたことを特徴とするものである。

【0018】

【作用】本発明によれば、回路基板上のワイヤボンディングされた半導体ペアチップ上にワイヤ高さよりも高く絶縁樹脂等による絶縁層を設け、その上に別の半導体ペアチップを配置したことにより、回路基板の片面側に複数の半導体ペアチップを搭載出来たため、回路基板の両面に置載する場合よりも遙かに製造が容易であり、また、積層される上下の半導体ペアチップについて寸法上の制約が存在しないため、上側の半導体ペアチップが下側の半導体ペアチップよりも平面寸法が所定のサイズ分小さくなければならないという前記従来例のような、設計の自由度に制約が課せられない。

【0019】また、本発明によれば、積層される上下の半導体ペアチップについて上側の半導体ペアチップの裏面と下側の半導体ペアチップのボンディングワイヤとはその間に介挿される絶縁樹脂層により互いに電気的に絶縁される。そして、本発明においては上側の半導体ペアチップの裏面と下側の半導体ペアチップのボンディングワイヤとの隔離を確保して電気的絶縁を確実にするために、下側の半導体ペアチップにはスペーサが配置される。

【0020】

【実施例】図面を参照して、本発明の実施例を以下に説明する。

【0021】

【実施例1】図1及び図2は、本発明の一実施例のハイブリッドICの半導体ペアチップ搭載部分の断面構造を工程順に示したものである。なお、単に図面作成の理由により製造工程は図1及び図2に亘って示されている。

【0022】図1を参照して、所定の配線2が施された回路基板1上(図1(A)参照)において、図1(B)に示すように、回路基板1上に接着剤4により第1半導体ペアチップ3を固着し、ワイヤボンディング法を用いてボンディングワイヤ5により第1半導体ペアチップ3のボンディングパッド11と回路基板1の所定の配線2とが互いに接続される。

【0023】ボンディングワイヤ5は、通常、 $25\mu\text{m} \sim 30\mu\text{m}$ 径の金線が用いられる。

【0024】次に、図1(C)に示すように、絶縁樹脂6を第1半導体ペアチップ3上に吐出する。絶縁樹脂6は、後処理によって硬化する液状樹脂とされ、好ましくは、熱硬化型のエポキシ樹脂等からなり、適当な粘度、チクソ性を有し、吐出してから硬化するまで大きくダレが発生しないものが用いられる。そして、絶縁樹脂6は

(4)

6

好ましくは、粘度100~200Pa·s、T_I値(チクソ比)2~3のものが用いられる。

【0025】図1(C)を参照して、絶縁樹脂6の吐出は、後にその上に載せる第2半導体ペアチップ7の下に絶縁樹脂6が充填されるように、また、先に施したボンディングワイヤ5よりも高くなるように行なう。

【0026】例えば、第1半導体ペアチップ3のチップ面からのワイヤループ高さが $200\mu\text{m}$ であれば、第1半導体ペアチップ3のチップ面より $300\mu\text{m}$ 盛り上げて、上に載せる第2半導体ペアチップ7のチップ面よりも大きな範囲に塗布をする。

【0027】次に、図2(D)に示すように、第2半導体ペアチップ7を、吐出した絶縁樹脂6上に載せ、絶縁樹脂6の硬化処理を行なう。

【0028】絶縁樹脂6を未硬化のままで、第2半導体ペアチップ7を載せることにより、第2半導体ペアチップ7のチップ面の水平性が容易に確保出来る。

【0029】また、第2半導体ペアチップ搭載時には、高さ制御を行なうことが下のボンディングワイヤ5との距離を確保する上で望ましい。

【0030】この後、図2(E)に示すように、第2半導体ペアチップ7と回路基板1とをボンディングワイヤ5で接続し、最終的に第1、第2半導体ペアチップ3、7とボンディングワイヤ5の全てを封止樹脂8で封止する。

【0031】第1半導体ペアチップ3上のボンディングワイヤ5と第2半導体ペアチップ7の裏面とは、電気的特性上、互いに絶縁されなければならないが、図1(C)の工程で説明したように、吐出される絶縁樹脂の性状と量、及び半導体ペアチップ搭載条件の調整を行なうことにより、絶縁樹脂6の層が、第1半導体ペアチップ3上のボンディングワイヤ5と第2半導体ペアチップ7の裏面との間に介挿され、これらは互いに隔離され電気的に絶縁される。

【0032】
【実施例2】次に、本発明の別の実施例を以下に説明する。

【0033】前記第1の実施例において、所望の性状の絶縁樹脂6を、電気特性や信頼性に与える影響等により採用することが困難である場合、または、製造工程上、最適な製造装置を用いることが出来ない場合等により、絶縁樹脂6の層を第1ペアチップ3上のボンディングワイヤ5と第2半導体ペアチップ7との間に安定して設けることが難しいときは、例えば、図3又は図4に示した別の製造方法が採られる。

【0034】図3を参照して、本実施例においては、第1半導体ペアチップ3のワイヤボンディングを行なった後、絶縁樹脂6を吐出する前に、絶縁性の接着剤4により、第1半導体ペアチップ3上のボンディングワイヤ5との接触を確実に回避するに足る高さを有する絶縁性の

(5)

7

スペーサ9を第1半導体ペアチップ3上に固着させる。そして、スペーサ9を固着させた後に、前記第1の実施例と同様にして、絶縁樹脂6を吐出する。

【0035】本実施例に従い、絶縁性のスペーサ9を第1半導体ペアチップ3上に設ける場合、絶縁樹脂6の粘度、チクソ性等の性状について、前記第1の実施例よりもその選択幅が緩和され、さらに、スペーサ9が介在することにより、第2半導体ペアチップ7を絶縁樹脂6上に置く際に絶縁樹脂6に加わる圧力の制御が簡易化され、第2半導体ペアチップ7の搭載時における高さ制御も容易化する。さらに、スペーサ9により第1半導体ペアチップ3の裏面とボンディングワイヤ5との隔離が確定・確保されるために、信頼性、及び歩留りの向上を図ることが可能とされる。

【0036】

【実施例3】あるいは、本発明の別の実施例として、図4に示すように、下側の層となる第1半導体ペアチップ3のワイヤボンディングの際に、第1半導体ペアチップ3上のボンディングワイヤとして絶縁被覆が施された絶縁被覆ボンディングワイヤ10を用いる。絶縁被覆ボンディングワイヤとしては、例えば田中電子工業社製のSLワイヤや日本マイクロメタル社製のWタイプワイヤ等がある。

【0037】以上、上記各実施例では、本発明を2段に積層された半導体ペアチップを例に説明したが、本発明に係るハイブリッドICの製造方法は、半導体ペアチップを3段以上積み重ねる場合にも同様に用いることがある。

【0038】そして、半導体ペアチップを3段以上積み重ねる場合に、下側の層の半導体ペアチップの上に吐出される絶縁樹脂が未硬化状態のまま、上側の層の半導体ペアチップを置き、絶縁樹脂が硬化した後に、回路基板とのワイヤボンディングを行なうようにしてもよいし、あるいは、絶縁樹脂の性状等によっては、絶縁樹脂が未硬化状態のまま、上側の層の半導体ペアチップと回路基板とのワイヤボンディングを行ない、各層の絶縁樹脂の硬化が同時に進行するようにしてもよい。この場合、製造工程が短縮化される。

【0039】以上、本発明を各種態様に即して説明したが、本発明は、上記実施例にのみ限定されるものではなく、本発明の原理に準ずる各種態様を含む。

【0040】

【発明の効果】以上説明したように、本発明のハイブリッドICの製造方法によれば、回路基板上のワイヤボンディングされた半導体ペアチップ上にワイヤ高さよりも高く絶縁樹脂等による絶縁層を設けて、その上に別の半導体ペアチップを配置したことにより、回路基板の片面側に複数の半導体ペアチップを内蔵出来るため、両面に置載する場合よりも製造が容易とされ、また、上下の半導体ペアチップの寸法上の制約が存在しないため、設計

(5)

8

の自由度が拡張し、適用範囲が拡大すると共に、複数段の高密度実装を容易化し且つ歩留りを向上するという効果を有する。

【0041】本発明によれば、半導体ペアチップの裏面と下層の半導体ペアチップのボンディングワイヤとはその間に介挿される絶縁樹脂層により互いに電気的に確実に絶縁されている。そして、本発明によれば、吐出された絶縁樹脂が未硬化状態のうちにその上に半導体ペアチップが置かれるために、チップ面の水平性が容易に確保される。

【0042】また、本発明のハイブリッドICの製造方法によれば、例えば製造上の理由等により、半導体ペアチップの裏面と下層の半導体ペアチップのボンディングワイヤとの絶縁樹脂層による確実な絶縁が困難とされる場合、絶縁樹脂の吐出以前に、絶縁体から成るスペーサを下層半導体ペアチップ上に形成することにより、回路基板の片面側に複数の半導体ペアチップを内蔵出来るため、両面に置載する場合よりも製造が容易であり、また、上下の半導体ペアチップの寸法上の制約が存在しないため、設計の自由度が拡がり、適用の範囲が大きく出来るという効果を有する。さらにスペーサを設けるようにした場合、下層半導体ペアチップと上層半導体ペアチップ内の高さ制御が容易にされるとともに、電気的絶縁層を確実なものとする。

【0043】さらに、本発明のハイブリッドICの製造方法によれば、下層側の半導体ペアチップのボンディングワイヤとして、絶縁被覆ボンディングワイヤを用いることによっても、電気的絶縁層を確保するという効果を有する。

【0044】そして、本発明のハイブリッドICの構成によれば、多段に高密度実装する場合において、従来存在していた寸法上の設計の自由度の制約が解消されており、適用可能性が拡大されると共に、各層とボンディングワイヤの電気的絶縁が確保され、製造工程を容易化し、歩留りを向上させる。

【図面の簡単な説明】

【図1】(A)～(C)は、本発明の一実施例の製造工程を順に示した断面図である。

【図2】(D)～(E)は、本発明の一実施例の製造工程(図1に後続する工程)を順に示した断面図である

【図3】本発明の第2実施例を示す断面図である。

【図4】本発明の第2実施例を示す断面図である。

【図5】従来例の構成を示す断面図である。

【図6】別の従来例の構成を示す断面図である。

【符号の説明】

- 1 回路基板
- 3 第1半導体ペアチップ
- 5 ボンディングワイヤ
- 6 絶縁樹脂
- 7 第2半導体ペアチップ

50


9 スペーサ
10 絶縁被覆ボンディングワイヤ

【図1】


(A)



(B)



(C)




(6)

11 ボンディングパッド


10

【図2】


(D)




(E)



【図3】




【図4】



(7)

【図5】



【図6】

